Hardware Description Language Design of Σ-Δ Fractional-N Phase-Locked Loop for Wireless Applications
نویسنده
چکیده
This paper discusses a systematic design of a ∑-Δ fractional-N Phase-Locked Loop based on HDL behavioral modeling. The proposed design consists in describing the mixed behavior of this PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different specifications of the PLL. The effect of different noise sources has been efficiently introduced to study the PLL system performances. The obtained results are compared with transistor-level simulations to validate the effectiveness of the proposed models for wireless applications in the frequency range around 2.45 GHz. Keywords—Phase-locked loop, frequency synthesizer; fractional-N PLL; ∑-Δ modulator; HDL models.
منابع مشابه
A Straightforward - Fractional-N Phase-Locked Loop HDL Design for RF Applications
The present paper describes a systematic straightforward design of a - fractional-N PhaseLocked Loop based on HDL behavioral modeling. The proposed design consists in describing the mixed mode behavior of this - fractional-N PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different...
متن کاملFractional-N Frequency Synthesis: Overview and Practical Aspects with FIR-Embedded Design
This paper gives an overview of fractionalN phase-locked loops (PLLs) with practical design perspectives focusing on a ∆Σ modulation technique and a finite-impulse response (FIR) filtering method. Spur generation and nonlinearity issues in the ∆Σ fractional-N PLLs are discussed with simulation and hardware results. High-order ∆Σ modulation with FIR-embedded filtering is considered for low noise...
متن کاملFractional/Integer-N PLL Basics
Phase Locked Loop (PLL) is a fundamental part of radio, wireless and telecommunication technology. The goal of this document is to review the theory, design and analysis of PLL circuits. PLL is a simple negative feedback architecture that allows economic multiplication of crystal frequencies by large variable numbers. By studying the loop components and their reaction to various noise sources, ...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملVHDL-AMS modelling and Optimization of a Fractional-N Synthesizer with experiment Designs
In this work, we expose our approach to design and optimize mixed analogue and digital systems at a high level description using the hardware description language VHDL-AMS. Many statistical experimental design methods are employed in optimization. We apply Hocke_D4 experimental designs with five parameters in order to minimize the lock time and the spurious level of a fractional-N synthesizer a...
متن کامل